ABSTRACT This paper proposes a new methodology for designing wideband Class J Doherty power amplifiers (DPAs). The paper begins by presenting a network analysis that leads to a set of design equations to govern the synthesis of the combiner network parameters that satisfy Class J load requirements. The combiner network produces a complex-to-complex Doherty load modulation capable of avoiding potential transistor voltage clipping due to a mismatch between the fundamental and harmonic impedances. Consequently, this method improves the high power AM-AM characteristic and reduces the DPA's peak power variation versus frequency. A wideband Class J DPA was designed as a proof-of-concept demonstrator to operate from 2.7 GHz to 4.3 GHz. Under continuous wave stimuli, over the entire band, the measured AM-AM distortion in the Doherty region of the fabricated DPA was found to be lower than 1.2 dB with a relatively constant output power of 38.9 ± 0.3 dBm at saturation. Moreover, good drain efficiencies of about 42% and 54% were recorded at 6-dB output back-off and saturation powers, respectively. In addition, the linearizability of the fabricated DPA was confirmed under both intra-and inter-band carrier-aggregated signal stimuli. In fact, measurements using an 80 MHz inter-band carrier-aggregated signal revealed that the proposed DPA could deliver an adjacent channel leakage ratio of better than −48 dBc after digital pre-distortion with a good average drain efficiency of 45% -49% over the entire band of interest.
I. INTRODUCTION

LTE-ADVANCED (LTE-A) is a widely used communication standard that mainly features Carrier aggregation (CA).
CA increases the user data rate and efficiently exploits the fragmented spectrum by combining various carrier frequencies. The intrinsic multi-band and multi-standard nature of CA, along with the signals' high peak-to-average power ratios (PAPRs), demands the radio frequency power amplifier (PA) to support wideband amplification as well as provide high efficiencies at back-off power levels.
In terms of enhancing back-off efficiency, the Doherty power amplifier (DPA) architecture has been widely studied in the literature [1] - [23] , [25] - [27] due to the high back-off efficiency, relatively good linearity and ease of implementation of this architecture. The only disadvantage of a conventional DPA is its narrow operation bandwidth. Given the need to support emerging standards (e.g.
The associate editor coordinating the review of this manuscript and approving it for publication was Xiu Yin Zhang. multi-band CA), multiple techniques have been proposed to enhance the operation bandwidth of DPAs, including: multistage topologies [11] , [12] , a multi-way architecture [13] , a bandwidth-estimation-method to design the combiner circuitry [14] , simplfied real frequency technique based methodology to synthesize the combining network [15] , [16] , current-biased DPA techniques [17] , an auxiliary-reactancecompensation approach [18] , and various modified DPA configurations [19] - [23] .
Most of these DPA bandwidth enhancement techniques were developed under the frame of the Class B mode of operation; however, the purely resistive drain load required by Class B mode can be a significantly limiting factor for the bandwidth extension of DPAs. This is because the impedance inverters that perform the real-to-real matching, whether lumped element based or distributed element based, are inherently narrow band. Recent researches on Class J mode of operation [24] have revealed the transistor can provide un-degraded efficiency, output power and linearity over a continuum of complex drain impedance, if suitable second harmonic terminations are presented. Hence, Class J mode of operation can enable PA bandwidth extension; consequently, there have been many attempts made recently to introduce Class J to the design of broadband DPAs. In [25] and [26] , it was identified that post-matching techniques can effectively provide proper harmonic terminations for Class J operation. Moreover, authors in [27] demonstrated that, for an inverted DPA, the fundamental impedance at back-off power approximately follows that of the Class J mode. Hence, if a suitable second harmonic impedance is presented, the inverted DPA can benefit from Class J operation and maintain good back-off efficiency over a wide frequency band. However, the load modulation of the inverted DPA yields a purely resistive saturation drain impedance at the fundamental frequency and this impedance can be significantly mismatched to the harmonic impedance required at back-off. This mismatch leads to drain voltage clipping in the main transistor, reducing the peak output power and degrading the AM-AM characteristic in the Doherty region.
In this work, a new approach to design a wideband Class J DPA is proposed. The approach has two key merits: i) firstly, it directly solves for all network parameters in the DPA combiner to satisfy Class J load requirements, consequently simplifying the design of the DPA; and ii) secondly, it yields a complex-to-complex load modulation that can effectively mitigate the mismatch between the fundamental and harmonic impedances. Hence, this approach allows for a constant peak power versus frequency and improves the AM-AM characteristic in the Doherty region. This paper is organized as follows. Section II starts with solving the broadband matching problem for a DPA operating in broadband Class J mode. This analysis leads to a set of equations that forms the core of the proposed methodology and governs the deduction of the network parameters of the DPA output combiner. In Section III, a proof-of-concept DPA based on the deduced network parameters is designed and simulated. Section IV discusses the measurement results, with conclusions presented in Section V. Fig. 1 is a generic illustration of the proposed DPA, comprised of a terminal load (R L ) and two two-port output matching networks (OMN M and OMN A ), one in each of the main and auxiliary paths. Both two-port networks are assumed to be lossless and reciprocal and are described using ABCDparameters. Ideal current sources are used to model the two transistors. Based on network theory, the drain impedances seen by the two transistors at the fundamental frequency, Z M and Z A , can be expressed as: 
II. PROPOSED OUTPUT MATCHING NETWORK SYNTHESIS METHOD A. DERIVATION OF ABCD-PARAMETERS FOR CLASS J DPA OPERATION
whereα denotes the ratio between the auxiliary and main currents.α is a complex number: its magnitude, α, is the ratio of the current absolute values; the angle, θ , is the phase difference between those currents:
By substituting (3) into (1)- (2), the real parts of Z M and Z A , R M and R A , as well as the imaginary parts of Z M and Z A , X M and X A , can be found as:
where T is an internal variable that simplifies the above expressions as follows:
Equations (4)- (8) illustrate the dependency of the real and imaginary parts on the network parameters and the excitation conditions (α, θ ). To operate the transistor in Class J mode, the fundamental impedances shown to the transistor can be complex values and can vary versus frequency. However, the real parts must remain constant and are determined solely by the power levels. Also, the absolute values of the imaginary parts must not exceed the corresponding real parts [24] . These requirements must be satisfied at both back-off (I A = 0) and saturation power levels (α = 1) in a Class J DPA at the fundamental frequency, so we have: 
where γ M and γ A denote the ratios between the imaginary and real parts of Z M and Z A , respectively. The expressions of γ M and γ A can be determined as follows according to (4)- (8):
By setting α = 0 and α = 1 in (4), and α = 1 in (5), the left parts of equations (9)- (11) can be re-written as follows:
According to (14) - (16), the real parts of Z M and Z A can be properly controlled by setting the values of d 1 , c 1 , d 2 , c 2 , θ . Given that the number of unknowns is higher than the number of equations, in the following, d 1 and c 2 are modeled based on two practical considerations. Firstly, the practical matching networks undoubtedly exhibit frequency dispersive behavior. For instance, the TL M and TL A in the conventional inverted DPA (see Fig. 2 ) exhibit frequency-dependent ABCD-parameters that are expressed as trigonometric functions of frequency. Such frequency-dependent behaviors should be included when modeling d 1 and c 2 . Secondly, the practical matching networks in DPA need to fulfill specific load transformation functions. For instance, at saturation, the OMN M in Fig. 1 needs to transform 2R L to R OPT . The effect of this load transformation must also be included when determining d 1 and c 2 . For these reasons, in this work, the frequency-dependency of d 1 and c 2 is assumed to follow the expressions below:
where n M and θ M , n A and θ A , represent the load transformation ratio and the transmission phase of OMN M and OMN A , (9)- (11) . In the following, the remaining network parameters (a 1 , b 1 , a 2 , b 2 ) will be determined using the conditions on the imaginary parts of Z M and Z A in (9)- (11).
By setting α = 0 in (12) and α = 1 in (13), and using the reciprocal conditions (e.g.
, the expressions of a 1 , b 1 , a 2 , b 2 can be written as follows:
where γ M ,OBO and γ A,SAT represent the values of γ M at back-off and γ A at saturation, respectively. According to (9)-(11), Class J operation allows for a flexible setting of γ M ,OBO and γ A,SAT within the range of [−1,1]. To exploit this flexibility, in this work, the values of γ M ,OBO and γ A,SAT are assumed to vary linearly from 1 to −1 when the frequency is shifted from the low frequency edge, f L to the high frequency edge, f H , according to the following expression:
Based on (23) , the values of γ M ,SAT and γ A,SAT can be calculated for each frequency between f L and f H . Hence, the values of a 1 , b 1 , a 2 and b 2 , for each frequency, can be computed using the values of 2 and θ by applying (19)- (22) .
Therefore, all output matching network parameters of the Class J DPA depicted in Fig. 1 for each frequency within a targeted bandwidth [f L , f H ] are determined such that the conditions on the fundamental load impedance for Class J operation are satisfied at both back-off and saturation power levels. Fig. 3 summarizes the proposed step-by-step procedure developed to design a wideband Class J DPA.
B. ANALYSIS OF PROPOSED CLASS J DPA LOAD MODULATION
While satisfying the load conditions at fundamental frequencies as expressed in (9)- (11) is imperative, it is also necessary to present proper second harmonic impedance to the transistor to maintain Class J operation. According to [24] , the optimal second harmonic impedance for the main and auxiliary transistors, Z (2) M ,OPT and Z (2) A,OPT , can be expressed as:
A,OPT = −j
It is worth noting that, in a wideband DPA, the value of X M can vary versus output power due to the load modulation. This yields a power dependent Z (2) M ,OPT that is difficult to meet and which consequently would jeopardize the DPA's ability to maintain Class J operation over the Doherty load modulation region. In the following, the fundamental load modulation of the proposed DPA, as well as the corresponding Z (2) M ,OPT required to maintain Class J operation at back-off and saturation power levels are investigated. Initially, the network parameters (a 1 -d 1 , a 2 -d 2 ) and θ are deduced using the procedures proposed in Fig. 3 by setting f L , f H , and R L to 0.7f 0 , 1.3f 0 , and R OPT /2, respectively. Then, the fundamental drain impedances, Z M and Z A , are calculated using (1)-(2) for a given input power level by assuming a linear α versus input voltage in the Doherty region:
where v in ∈ [0, 1] represents the normalized input voltage. Subsequently, the values of Z
M ,OPT at back-off and saturation power levels can be deduced using (24) . For comparison purposes, the fundamental main and auxiliary impedances, Z M and Z A , and their second harmonic counterparts, Z (2) M ,OPT and Z (2) A,OPT , for a conventional inverted DPA configuration were computed. Fig. 4 shows the profiles of the calculated Z M and Z (2) M ,OPT versus frequency in the proposed Class J and conventional inverted DPA configurations. According to Fig. 4(a) , at the back-off power level the variation of Z M versus frequency in the conventional inverted DPA approximately follows the Class J profile. Hence, by setting the values of the second harmonic terminations to be equal to that of the back-off power Z (2) M ,OPT [red-circle trace in Fig. 4(a) ], the DPA can operate in class J mode at the back-off power over a broad bandwidth. However, setting the second harmonic termination in such a way would make it deviated from the values of Z (2) M ,OPT rquired at saturation power [bluesquare point in Fig. 4(a) ]. This leads to a significant mismatch between the fundamental and second harmonic impedances at saturation. Such a mismatch can yield compression of VOLUME 7, 2019 transistor drain voltage in the inverted DPA load modulation region and consequently degrade the peak power and AM-AM characteristic. However, based on Fig. 4 (b) , in the proposed DPA, the inherent complex-to-complex load modulation from back-off to saturation does not introduce significant variation in the values of Z (2) M ,OPT . Therefore, the Class J mode of operation can be effectively employed over the entire Doherty region. This will avoid the performance degradation in the inverted DPA configuration, minimize the peak power variation versus frequency and improve the AM-AM characteristic in the Doherty region.
III. DESIGN AND SIMULATION
In this section, the theory proposed in the previous section is applied to design a wideband Class J DPA, operating over the frequency band spanning from 2.7 GHz to 4.3 GHz, with a saturation power of 39 dBm and an output back-off (OBO) of 6 dB. The DPA is designed using packaged gallium nitride (GaN) high-electron-mobility-transistors (HEMTs) CGHV1F006S from Wolfspeed. The gate bias voltages of the main and auxiliary transistors were set to −2.8 V (Class AB mode) and −5.3 V (Class C mode), respectively, and their drain voltages (V DC ) were set to 28 V. Cold-FET technique was used to extract the parasitic model and access the intrinsic current generator plane of the transistors. Then, a load-pull simulation was conducted to extract the optimum load at the transistor intrinsic current plane, R OPT , which is found to be equal to 50 . Fig. 5 summarizes the procedure used to design the output networks of the proposed DPA. Initially, the value of R L was set to 25 (R OPT /2). Then, based on the selected values of R OPT , R L , f L and f H , the network parameters of the main and auxiliary paths (a 1 , b 1 , c 1 , d 1 , a 2 , b 2 , c 2 and d 2 ) were computed by applying the synthesis procedure shown in Fig. 3 . Section II assumed ideal transistors without any parasitics; hence, in the next step, the ABCD-parameters of the matching network outside the transistor package are deduced after de-embedding the transistor parasitics. Subsequently, these ABCD-parameters are used to synthesize the matching networks via the simplified real frequency technique [28] . In the synthesis, both networks are realized using a cascaded transmission line (TL) topology, as this topology exhibits low-pass characteristics and consequently is able to provide almost purely reactive impedances at the second harmonic frequencies. To ensure Class J operation, as the last step the circuit parameters (characteristic impedance and electrical length of the TL) of the synthesized two-port networks and the value of R L are optimized with the aim of minimizing the difference between the realized second harmonic impedance and the theoretical one calculated using (24) while simultaneously satisfying the fundamental impedance requirements as expressed in (9)-(11). Fig. 6 shows the circuit parameters of the designed output combining networks. The simulated Doherty load modulation is depicted in Fig. 7 . One can observe that, over the targeted frequency range, the real part of the main transistor's impedance remains almost constant while the imaginary part varies to exploit the design space of class J. This real part changes approximately from 2R OPT (100 ) to R OPT (50 ) as the output power increases from the 6dB back-off to peak power levels. The realized second harmonic impedances, as well as the theoretical impedances, Z (2) M ,OPT at back-off and saturation calculated using (24) , are also depicted in Fig. 7 . To provide a second harmonic impedance similar to the theoretical ones, it is critical that the two-port networks attenuate steeply at the second harmonic frequency; consequently, yielding output impedances close to the edge of the Smith chart. However, in a wideband DPA design, the special group delay requirement limits the number of elements (e.g. the order of the low-pass network) that can be used in the main and auxiliary paths. This results in a slow transition from the passband to stopband in the realized impedance profile and produces some differences between the theoretical and realized second harmonic impedances, especially at 5.4 GHz. Nevertheless, for most of the frequency points, the realized second harmonic impedances are well matched to the theoretical impedances, and the moderate mismatch at the low and high frequency edges do not significantly disrupt the Class J operation. This is confirmed by Fig. 8, which shows the simulated time-domain waveforms of the drain current and voltage at the intrinsic current source plane of the main transistor. According to Fig. 8 (a)-(c) , at saturation, as the frequency increases from 2.7 GHz, through 3.5 GHz, to 4.3 GHz, the peak value of the voltage waveform changes from 62 V (2.2V DC ), through 54 V (1.9V DC ), to 65 V (2.3V DC ). This implies that the operation mode of the main amplifier approximately transitions from Class J* mode, through Class B mode to Class J mode, while the entire DPA maintains a saturation power and drain efficiency (DE) ranging between 38.8-38.9 dBm and 47-50%, respectively. A similar variation in the drain voltage waveform versus frequency conforming to a Class J mode transition can also be observed at 6-dB back-off power, as depicted in Fig. 8 (d)-(f) . This was recorded when the DPA was working at 6-dB back-off power (33 dBm) with a DE of 42-47%.
Once the two-port output matching networks and the value of R L are determined, an output combining network is designed to provide the desired R L of 17 from 2.7 GHz to 9.2 GHz. Then, the input matching networks are designed using the methodology adopted in [22] . Fig. 9 shows the parameters of the overall layout of the proposed Class J DPA (junctions and bends omitted). For the input networks, a commercial 90 degree hybrid coupler IPP-7004 from Innovative Power Products was used as an input splitter. An offset line was inserted in the main path to attain the proper phase relationship between the two transistors' drain currents. A pair of parallel RC circuits were added to the gate terminals of both transistors to ensure the stability of the amplifier. Two input matching networks were designed using cascaded TL topology to provide suitable gain performance. All transmission lines were realized using Rogers substrate 4003C with a thickness of 20 mil and dielectric constant of 3.55. Fig. 10 shows the simulated DE and gain performance of the proposed design as a function of output power. For all frequency points, excellent gain flatness (±1 dB) versus output power can be observed, with good efficiencies of 41-46% and 45-55% at 6-dB back-off (∼33 dBm) and saturation (38.4-39.2 dBm) powers, respectively. Fig. 11 depicts the top-view of the fabricated Class J DPA. To begin, the performance of the fabricated DPA was evaluated through continuous wave (CW) measurements. The measured DE and gain versus output power at different frequency points are illustrated in Fig. 12 . The variations in DE (at 6-dB OBO and saturation power levels) and peak output power versus frequency are illustrated in Fig. 13 . Based on Fig. 13 , for the range of 2.7 to 4.3 GHz (46% fractional bandwidth), the DE at the 6-dB back-off and saturation levels varies between 40-43% and 49-60%, respectively. It was found that a peak output power of close to 39 dBm can be obtained across the entire operation frequency range with very small fluctuations. Moreover, according to Fig. 12 , in the Doherty region only 0.5-1.2 dB of gain distortion was observed at all frequency points, implying good linearity and linearizability of the proposed DPA over the whole band. To assess the fabricated DPA's performance under modulated signals, it was driven with an intra-band CA stimuli composed of a 4-carrier WCDMA signal and an LTE-component carrier signal, with a total modulation bandwidth of 80MHz and a combined PAPR of 7 dB. A complexity-reduced Volterra series based [30] digital pre-distortion (DPD) technique was applied to linearize the DPA. Fig. 14 shows the measured adjacent channel leakage ration (ACLR) before and after linearization. According to Fig. 14 , an ACLR of around −50 dBc after DPD was obtained over the whole frequency band. Moreover, the average output power and DE after DPD is depicted in Fig. 15 . According to Fig. 15 , even with the PAPR of 7, the average power can be higher than 33 dBm. The relatively better performance of the fabricated DPA under modulated signal stimuli versus CW measurements is mainly due to the following two reasons. Firstly, the transistor is less susceptible to thermal effect when using modulated signals as stimuli. Secondly, the excellent AM-AM characteristic in the Doherty region allows the proposed DPA to operate at relatively higher average powers while still maintaining suitable linearizability. As a consequence, the average DE is slightly higher than the 6-dB back-off DE found in the CW measurement results (45% to 49%). Fig. 16(a) depicts the measured power spectrum density (PSD) of the DPA's output at 4.25 GHz. Based on Fig. 16(a) , at an average output power of 33.8 dBm, an ACLR of −51.2 dBc was achieved after application of DPD while a good average DE of 46% was maintained.
IV. MEASUREMENT RESULTS
In realistic use cases, a very challenging application scenario of CA is inter-band non-contiguous aggregation. In this case, the amplifier would need to concurrently process modulated signals whose carriers are spread into two or more bands. To verify the amplification capability of the proposed DPA under this scenario, the amplifier was driven with a concurrent dual-band signal formed of a 15MHz 101 WCDMA signal and a 15MHz LTE signal, centered at 2.8 and 3.2 GHz, respectively. This signal had a combined PAPR of 9.1 dB. The application of a two-dimensional memory polynomial-based DPD [31] confirmed the excellent linearizability of the proposed DPA. For instance, as shown in Fig. 16(b) , the DPA's output PSD revealed ACLR levels of −49.5 dBc and −47 dBc at the lower and upper bands, respectively, while delivering an average power of 32.3 dBm and preserving an average DE of 40.5%. Table 1 compares the performance of this work with state-of-the-art DPAs reported in the literature. Compared with the DPAs in [26] , [27] that provide a similar fractional bandwidth, one can see that the efficiencies of the proposed design under CW stimuli are about 10% lower. This is mainly due to the higher operation frequency of this work; at higher frequencies transistor efficiency substantially lowers. For instance, many studies of PAs operating around 2 GHz [32] - [35] have revealed that the transistor used in [26] and [27] (CGH40010F) can deliver a measured DE around 80% when terminated with proper harmonic impedances. However, for the transistor used in this work (CGH1V40006S), at 3.5 GHz under a drain supply of 28 V, the ideal load pull simulation (without considering any loss) reveals that the maximal achievable DE is only 70% even with optimal harmonic terminations. This degradation in transistor performance limits the practical achievable DE of the proposed Class J DPA. However, since the proposed methodology employs a complex-to-complex load modulation, consequently reducing the mismatch between the fundamental and harmonic impedances at the saturation level, the proposed DPA demonstrates better AM-AM responses in the Doherty region and smaller variations in saturation power versus frequency compared to [26] and [27] . Consequently, when testing the proposed Class J DPA using a modulated signal with a similar PAPR value but a wider bandwidth than that used in [26] and [27] , the DPA can deliver an average DE that is comparable to [26] and [27] , at higher operation frequencies (1.5 times of [26] and [27] ) and with good linearizability. When compared with the DPA in [14] , that has greater fractional bandwidth performance, the proposed design outperforms it in gain flatness and stable peak power as well as higher average efficiency under wideband modulated signal stimuli. Finally, in the case of [13] , although their novel multi-way DPA topology can yield wider fractional bandwidth and higher OBO than the proposed methodology, the need for multiple auxiliary amplifiers significantly increases the complexity and cost of their design. In contrast, the proposed design uses a simple 2-way DPA topology and is capable of producing excellent gain flatness, small peak power variation, good average efficiency and excellent linearizability at higher operation frequencies.
V. CONCLUSIONS
In this paper, a new methodology for designing wideband Class J Doherty Power Amplifier (DPA) is proposed. This method designates the network parameters of the DPA combiner so that the combiner can generate a complexto-complex load modulation that is relatively compatible with realizing Class J operation in the Doherty region. Consequently, this method improves the high power AM-AM characteristic and yields a stable peak power over a wide frequency range. Designed for proof-of-concept demonstration, a 2.7-4.3 GHz wideband Class J DPA confirmed its ability to maintain excellent AM-AM characteristic with less than 1.2 dB distortion in the Doherty region, a stable peak power of 39 dBm with low fluctuation versus frequency and good DE of about 42% and 53% at 6-dB OBO and saturation, respectively. The linearizability of the fabricated DPA using DPD technique was also confirmed under intra-and inter-band CA signals. While being driven with an 80 MHz inter-band CA signal with PAPR of 7 dB, the proposed DPA delivered an ACLR of better than −48 dBc after DPD and a good average DE of 45-49% over the entire band. Moreover, under a 2.8/3.2 GHz concurrent dual-band signal with PAPR of 9 dB, measurements revealed an ACLR better than −47 dBc and an average DE of 40.5%.
